

LC²MOS Precision 5 V/3 V Quad SPST Switches

ADG511/ADG512/ADG513

FEATURES

+3 V, +5 V or ±5 V Power Supplies
Ultralow Power Dissipation (<0.5 μW)
Low Leakage (<100 pA)
Low On Resistance (<50 Ω)
Fast Switching Times
Low Charge Injection
TTL/CMOS Compatible
16-Pin DIP or SOIC Package

APPLICATIONS

Battery Powered Instruments
Single Supply Systems
Remote Powered Equipment
+5 V Supply Systems
Computer Peripherals such as Disk Drives
Precision Instrumentation
Audio and Video Switching
Automatic Test Equipment
Precision Data Acquisition
Sample Hold Systems
Communication Systems
Compatible with ±5 V Supply DACs and ADCs such as
AD7840/8, AD7870/1/2/4/5/6/8


GENERAL DESCRIPTION

The ADG511, ADG512 and ADG513 are monolithic CMOSICs containing four independently selectable analog switches. These switches feature low, well-controlled on resistance and wide analog signal range, making them ideal for precision analog signal switching.

T hese switch arrays are fabricated using Analog D evices' advanced linear compatible C M O S (L C 2 M O S) process which offers the additional benefits of low leakage currents, ultralow power dissipation and low capacitance for fast switching speeds with minimum charge injection. T hese features make the ADG511, ADG512 and ADG513 the optimum choice for a wide variety of signal switching tasks in precision analog signal processing and data acquisition systems.

The ability to operate from single +3 V, +5 V or ± 5 V bipolar supplies make the AD G 511, AD G 512 and AD G 513 perfect for use in battery-operated instruments, 4–20 mA loop systems and with the new generation of DACs and ADCs from Analog D evices. The use of 5 V supplies and reduced operating currents give much lower power dissipation than devices operating from ± 15 V supplies.

FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR A LOGIC "1" INPUT

The ADG511, ADG512 and ADG513 contain four independent SPST switches. The ADG511 and ADG512 differ only in that the digital control logic is inverted. The ADG511 switch is turned on with a logic low on the appropriate control input, while a logic high is required for the ADG512. The ADG513 contains two switches whose digital control logic is similar to that of the ADG511 while the logic is inverted in the remaining two switches.

PRODUCT HIGHLIGHTS

- +5 Volt Single Supply Operation
 The ADG 511/ADG 512/ADG 513 offers high performance, including low on resistance and wide signal range, fully specified and guaranteed with +3 V, ±5 V as well as +5 V supply rails.
- 2. Ultralow Power Dissipation CMOS construction ensures ultralow power dissipation.
- 3. Low Ron
- 4. Break-Before-M ake Switching Switches are guaranteed to have break-before-make operation. T his allows multiple outputs to be tied together for multiplexer applications without the possibility of momentary shorting between channels.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

ADG511/ADG512/ADG513- SPECIFICATIONS¹

Dual Supply ($V_{DD} = +5 \text{ V} \pm 10\%$, $V_{SS} = -5 \text{ V} \pm 10\%$, GND = 0 V, unless otherwise noted)

| | B Versions | | T Versions | | | |
|--|---|------------------------------------|--|------------------------------------|---|--|
| Parameter | +25°C | -40°C to +85°C | +25°C | -55°C to +125°C | Units | Test Conditions/Comments |
| ANALOG SWITCH Analog Signal Range R _{ON} | 30 | V _{DD} to V _{SS} | 30 | V _{DD} to V _{SS} | V Ω typ Ω max | $V_D = \pm 3.5 \text{ V}, I_S = -10 \text{ mA};$ $V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$ |
| LEAKAGE CURRENTS Source OFF Leakage I _S (OFF) Drain OFF Leakage I _D (OFF) Channel ON Leakage I _D , I _S (ON) | ±0.025 ±0.1 ±0.025 ±0.1 ±0.05 ±0.2 | ±2.5 ±2.5 ±5 | $\begin{array}{c} \pm 0.025 \\ \pm 0.1 \\ \pm 0.025 \\ \pm 0.1 \\ \pm 0.05 \\ \pm 0.2 \end{array}$ | ±2.5 ±2.5 ±5 | nA typ nA max nA typ nA max nA typ nA max | $V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$ $V_{D} = \pm 4.5 \text{ V}, V_{S} = \mp 4.5 \text{ V};$ T est Circuit 2 $V_{D} = \pm 4.5 \text{ V}, V_{S} = \mp 4.5 \text{ V};$ T est Circuit 2 $V_{D} = V_{S} = \pm 4.5 \text{ V};$ T est Circuit 3 |
| DIGITAL INPUTS Input High Voltage, V _{INH} Input Low Voltage, V _{INL} Input Current I _{INL} or I _{INH} | 0.005 | 2.4 0.8 ±0.1 | 0.005 | 2.4 0.8 ±0.1 | V min V max µA typ µA max | $V_{IN} = V_{INL} \text{ or } V_{INH}$ |
| DYNAMIC CHARACTERISTICS ² toN toFF Break-Before-Make Time Delay, t _D (ADG513 Only) Charge Injection OFF Isolation Channel-to-Channel Crosstalk C _S (OFF) C _D (OFF) C _D , C _S (ON) | 200 120 100 11 68 85 9 9 35 | 375 150 | 200 120 100 11 68 85 9 9 | 375 150 | ns typ ns max ns typ ns max ns typ pC typ dB typ dB typ pF typ pF typ pF typ pF typ | $\begin{split} R_L &= 300~\Omega.~C_L = 35~pF;\\ V_S &= \pm 3~V;~T~est~C~ircuit~4\\ R_L &= 300~\Omega.~C_L = 35~pF;\\ V_S &= \pm 3~V;~T~est~C~ircuit~4\\ R_L &= 300~\Omega,~C_L = 35~pF;\\ V_{S1} &= V_{S2} = +3~V;~T~est~C~ircuit~5\\ V_S &= 0~V,~R_S = 0~\Omega,~C_L = 10~nF;\\ T~est~C~ircuit~6\\ R_L &= 50~\Omega,~C_L = 5~pF,~f = 1~M~H;\\ T~est~C~ircuit~7\\ R_L &= 50~\Omega,~C_L = 5~pF,~f = 1~M~H;\\ T~est~C~ircuit~8\\ f &= 1~M~H~z\\ \end{split}$ |
| POWER REQUIREMENTS V _{DD} V _{SS} I _{DD} I _{SS} | 0.0001 0.0001 | +4.5/5.5 -4.5/-5.5 1 | 0.0001 0.0001 | +4.5/5.5 -4.5/-5.5 1 | V min/max V min/max µA typ µA max µA typ µA max | $V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$ Digital Inputs = 0 V or 5 V |

NOTES

-2- REV. A

 $^{^1\!}T$ emperature ranges are as follows: B Versions -40°C to +85°C; T Versions -55°C to +125°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

Single Supply (V_{DD} = +5 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted)

| | B Versions -40°C to | | T Versions -55°C to | | | |
|--|--|------------------------|---|------------------------|---|---|
| Parameter | +25°C | -40°C to +85°C | +25°C | +125°C | Units | Test Conditions/Comments |
| ANALOG SWITCH Analog Signal Range R _{ON} | 45 | 0 V to V _{DD} | 45 | 0 V to V _{DD} | V Ω typ Ω max | $V_D = +3.5 \text{ V}, I_S = -10 \text{ mA};$ $V_{DD} = +4.5 \text{ V}$ |
| LEAKAGE CURRENTS Source OFF Leakage I _S (OFF) Drain OFF Leakage I _D (OFF) Channel ON Leakage I _D , I _S (ON) | ±0.025 ±0.1 ±0.025 ±0.1 ±0.05 ±0.2 | ±2.5 ±2.5 ±5 | ±0.025 ±0.1 ±0.025 ±0.1 ±0.05 ±0.2 | ±2.5 ±2.5 ±5 | nA typ nA max nA typ nA max nA typ nA max | $V_{DD} = +5.5 \text{ V}$ $V_{D} = 4.5/1 \text{ V}, V_{S} = 1/4.5 \text{ V};$ T est C ircuit 2 $V_{D} = 4.5/1 \text{ V}, V_{S} = 1/4.5 \text{ V};$ T est C ircuit 2 $V_{D} = V_{S} = +4.5 \text{ V}/+1 \text{ V};$ T est C ircuit 3 |
| DIGITAL INPUTS Input High Voltage, V _{INH} Input Low Voltage, V _{INL} Input C urrent I _{INL} or I _{INH} | 0.005 | 2.4 0.8 ±0.1 | 0.005 | 2.4 0.8 ±0.1 | V min V max μΑ typ μΑ max | $V_{IN} = V_{INL}$ or V_{INH} |
| DYNAMIC CHARACTERISTICS ² toN toFF Break-Before-Make Time Delay, t _D (ADG 513 Only) Charge Injection OFF Isolation Channel-to-Channel Crosstalk C _S (OFF) C _D (OFF) C _D , C _S (ON) | 250 50 200 16 68 85 9 9 35 | 500 100 | 250 50 200 16 68 85 9 9 | 500 100 | ns typ ns max ns typ ns max ns typ pC typ dB typ dB typ pF typ pF typ pF typ pF typ | $\begin{array}{c} R_L = 300 \; \Omega, \; C_L = 35 \; pF; \\ V_S = +2 \; V; \; T \; est \; C \; ir cuit \; 4 \\ R_L = 300 \; \Omega, \; C_L = 35 \; pF; \\ V_S = +2 \; V; \; T \; est \; C \; ir cuit \; 4 \\ R_L = 300 \; \Omega, \; C_L = 35 \; pF; \\ V_{S1} = V_{S2} = +2 \; V; \; T \; est \; C \; ir cuit \; 5 \\ V_S = 0 \; V, \; R_S = 0 \; \Omega, \; C_L = 10 \; nF; \\ T \; est \; C \; ir cuit \; 6 \\ R_L = 50 \; \Omega, \; C_L = 5 \; pF, \; f = 1 \; M \; H \; z; \\ T \; est \; C \; ir cuit \; 7 \\ R_L = 50 \; \Omega, \; C_L = 5 \; pF, \; f = 1 \; M \; H \; z; \\ T \; est \; C \; ir cuit \; 8 \\ f = 1 \; M \; H \; Z \\ f = 1 \; M \; H \; Z \\ f = 1 \; M \; H \; Z \\ f = 1 \; M \; H \; Z \\ \end{array}$ |
| POWER REQUIREMENTS V _{DD} I _{DD} | 0.0001 | +4.5/5.5 1 | 0.0001 | +4.5/5.5 1 | V min/max μΑ typ μΑ max | V _{DD} = +5.5 V Digital Inputs = 0 V or 5 V |

NOTES

REV. A -3-

 $^{^1}$ T emperature ranges are as follows: B Versions -40°C to +85°C; T Versions -55°C to +125°C. 2 Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG511/ADG512/ADG513- SPECIFICATIONS Single Supply (V_{DD} = +3.3 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted)

| | B Ve | ersions | | |
|---|--------|------------------------|------------------|---|
| Parameter | +25°C | 0°C to +70°C | Units | Test Conditions/Comments |
| ANALOG SWITCH | | | | |
| Analog Signal Range | | 0 V to V _{DD} | V | |
| R _{ON} | 200 | | Ω typ | $V_D = +1.5 \text{ V}, I_S = -1 \text{ mA};$ |
| | | 500 | Ω max | $V_{DD} = +3 V$, |
| LEAKAGE CURRENTS | | | | V _{DD} = +3.6 V |
| Source OFF Leakage I _S (OFF) | ±0.025 | | nA typ | $V_D = 2.6/1 \text{ V}, V_S = 1/2.6 \text{ V};$ |
| Source of Fred Canage 15 (of Fr | ±0.1 | ±2.5 | nA max | Test Circuit 2 |
| Drain OFF Leakage I _D (OFF) | ±0.025 | _2.0 | nA typ | $V_D = 2.6/1 \text{ V}, V_S = 1/2.6 \text{ V};$ |
| a o aaago.b (o, | ±0.1 | ±2.5 | nA max | T est Circuit 2 |
| Channel ON Leakage I _D , I _S (ON) | ±0.05 | | nA typ | $V_D = V_S = +2.6 \text{ V/+1 V};$ |
| , , , , , , , , , , , , , , , , , , , | ±0.2 | ±5 | nA max | Test Circuit 3 |
| DIGITAL INPUTS | | | | |
| Input High Voltage, V _{INH} | | 2.4 | V min | |
| Input Low Voltage, V _{INL} | | 0.8 | V max | |
| Input Current | | 0.0 | l max | |
| I _{INL} or I _{INH} | 0.005 | | μA typ | $V_{IN} = V_{INI}$ or V_{INH} |
| THE THE | | ± 0.1 | μA max | IN INC INII |
| DYNAMIC CHARACTERISTICS ² | | | | |
| ton | 600 | | ns typ | $R_L = 300 \Omega, C_L = 35 pF;$ |
| -011 | | 1200 | ns max | $V_S = +1 \text{ V}$; T est C ircuit 4 |
| toff | 100 | | ns typ | $R_1 = 300 \Omega$, $C_1 = 35 pF$; |
| | | 160 | ns max | $V_S = +1 V$; T est C ircuit 4 |
| Break-Before-Make Time | 500 | | ns typ | $R_L = 300 \Omega, C_L = 35 pF;$ |
| Delay, t _D (ADG513 Only) | | | | $V_{S1} = V_{S2} = +1 V$; T est C ircuit 5 |
| C harge Injection | 11 | | pC typ | $V_S = 0 V, R_S = 0 \Omega, C_L = 10 nF;$ |
| | | | | T est Circuit 6 |
| OFF Isolation | 68 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 M Hz$; |
| | | | | T est Circuit 7 |
| Channel-to-Channel Crosstalk | 85 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 M Hz$; |
| C _s (OFF) | 9 | | nE typ | T est Circuit 8 f = 1 M H z |
| $C_{S}(OFF)$ $C_{D}(OFF)$ | 9 | | pF typ pF typ | f = 1 M H z |
| $C_D, C_S(ON)$ | 35 | | pF typ | f = 1 M H z |
| | | | hi ràh | 1 - 1 11112 |
| POWER REQUIREMENTS | | 2/2 6 | V main (ma a) | |
| V_{DD} | 0.0001 | 3/3.6 | V min/max | \ \ _ 12.6.\\ |
| I_{DD} | 0.0001 | 1 | μA typ | $V_{DD} = +3.6 \text{ V}$ |
| | | 1 | μA max | Digital Inputs = 0 V or 3 V |

-4-

REV. A

¹T emperature ranges are as follows: B Versions -40°C to +70°C. ²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

Junction T emperature+150°C

| Plastic Package, Power Dissipation | 470 mW |
|--------------------------------------|-----------|
| θ _{IA} Thermal Impedance | . 117°C/W |
| Lead Temperature, Soldering (10 sec) | +260°C |
| SOIC Package, Power Dissipation | 600 mW |
| θ _{JA} Thermal Impedance | 77°C/W |
| Lead Temperature, Soldering | |
| Vapor Phase (60 sec) | +215°C |
| Infrared (15 sec) | +220°C |
| | |

NOTES

¹Stresses above those listed under Absolute M aximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²O vervoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG511/ADG512/ADG513 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ORDERING GUIDE

| Model ¹ | Temperature Range ² | Package Option ³ |
|--------------------|--------------------------------|-----------------------------|
| ADG511BN | -40°C to +85°C | N - 16 |
| ADG511BR | -40°C to +85°C | R-16A |
| ADG511TQ | -55°C to +125°C | Q-16 |
| ADG512BN | -40°C to +85°C | N -16 |
| ADG512BR | -40°C to +85°C | R-16A |
| ADG512TQ | -55°C to +125°C | Q-16 |
| ADG513BN | -40°C to +85°C | N -16 |
| ADG513BR | -40°C to +85°C | R-16A |

NOTES


¹To order MIL-STD-883, Class B processed parts, add /883B to T grade part numbers.

REV. A -5-

²3.3 V specifications apply over 0°C to +70°C temperature range.

 $^{^{3}}N = Plastic DIP; R = 0.15" Small Outline IC (SOIC); Q = Cerdip.$

PIN CONFIGURATION (DIP/SOIC)



Truth Table (ADG511/ADG512)

| ADG511 | ADG512 | Switch |
|--------|--------|-----------|
| In | In | Condition |
| 0 | 1 | ON |
| 1 | 0 | OFF |

Truth Table (ADG513)

| Logic | Switch 1, 4 | Switch 2, 3 |
|-------|----------------|----------------|
| 0 | OFF | ON |
| 1 | ON | OFF |

TERMINOLOGY

| V_{DD} | M ost positive power supply potential. |
|--------------------------------------|---|
| V _{SS} | M ost negative power supply potential in dual supplies. In single supply applications, it may be connected to GND. |
| GND | Ground (0 V) reference. |
| S | Source terminal. M ay be an input or output. |
| D | D rain terminal. M ay be an input or output. |
| IN | Logic control input. |
| Ron | Ohmic resistance between D and S. |
| I _S (OFF) | Source leakage current with the switch "OFF." |
| I _D (OFF) | Drain leakage current with the switch "OFF." |
| I _D , I _S (ON) | C hannel leakage current with the switch "ON." |
| $V_D(V_S)$ | Analog voltage on terminals D , S. |
| C _S (OFF) | "OFF" switch source capacitance. |
| C _D (OFF) | "OFF" switch drain capacitance. |
| $C_D, C_S(ON)$ | "ON" switch capacitance. |
| t _{on} | D elay between applying the digital control input and the output switching on. |
| t _{OFF} | D elay between applying the digital control input and the output switching off. |
| t _D | "OFF" or "ON" time measured between the 90% points of both switches when switching from one address state to another. |
| C rosstalk | A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance. |
| Off Isolation | A measure of unwanted signal coupling through an "OFF" switch. |
| C harge Injection | A measure of the glitch impulse transferred from the digital input to the analog output during switching. |

-6- REV. A

Typical Performance Graphs- ADG511/ADG512/ADG513




Figure 1. On Resistance as a Function of V_D (V_S) Dual Supplies




Figure 4. Supply Current vs. Input Switching Frequency




Figure 2. On Resistance as a Function of V_D (V_S) for Different Temperatures




Figure 5. Leakage Currents as a Function of Temperature




Figure 3. On Resistance as a Function of V_D (V_S) Single Supply




Figure 6. Off Isolation vs. Frequency

REV. A -7-




Figure 7. Leakage Currents as a Function of V_D (V_S)




Figure 8. Crosstalk vs. Frequency

APPLICATION

Figure 9 illustrates a precise sample-and-hold circuit. An AD 845 is used as the input buffer while the output operational amplifier is an OP07. During the track mode, SW1 is closed and the output V_{OUT} follows the input signal V_{IN} . In the hold mode, SW1 is opened and the signal is held by the hold capacitor C_{H} .

D ue to switch and capacitor leakage, the voltage on the hold capacitor will decrease with time. The ADG 511/ADG 512/ADG 513 minimizes this droop due to its low leakage specifications. The droop rate is further minimized by the use of a polystyrene hold capacitor. The droop rate for the circuit shown is typically 15 $\mu V/\mu s$.

A second switch, SW 2, which operates in parallel with SW 1, is included in this circuit to reduce pedestal error. Since both switches will be at the same potential, they will have a differential effect on the op amp O P07, which will minimize charge injection effects. Pedestal error is also reduced by the compensation network R_{C} and C_{C} . This compensation network also reduces the hold time glitch while optimizing the acquisition time. U sing the illustrated op amps and component values, the pedestal error has a maximum value of 5 mV over the ± 3 V input range. The acquisition time is 2.5 μs while the settling time is 1.85 μs .






Figure 9. Accurate Sample-and-Hold


REV. A

-8-

Test Circuits









1. On Resistance

2. Off Leakage


3. On Leakage



4. Switching Times




5. Break-Before-Make Time Delay




6. Charge Injection

REV. A -9-

Test Circuits (continued)



7. Off Isolation




8. Channel-to-Channel Crosstalk

-10- REV. A


OUTLINE DIMENSIONS

Dimensions are shown in inches and (mm).


16-Lead Plastic DIP (N-16)



16-Lead Cerdip (Q-16)



16-Lead SOIC (R-16A)



REV. A -11-